|
If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
Datasheet File OCR Text: |
TECHNICAL DATA KK74LV32 Quad 2-Input OR Gate The KK74LV32 is low-voltage Si-gate CMOS device and is pin and function compatible with 74HC/HCT32A. The KK74LV32 provides the 2-input AND function. * Optimized for Low Voltage applications: 1.2 to 3.6 V * Accepts TTL input levels between VCC = 2.7 V and VCC = 3.6 V * Low Input Current ORDERING INFORMATION KK74LV32N Plastic KK74LV32D SOIC TA = -40 / 125 C for all packages PIN ASSIGNMENT LOGIC DIAGRAM A1 B1 A2 B2 A3 B3 A4 B4 Y1 Y2 Y3 FUNCTION TABLE Y4 Input A L L H H H - high level L - low level B L H L H Output Y = A*B L H H H PIN 14 =VCC PIN 7 = GND 1 KK74LV32 MAXIMUM RATINGS* Symbol VCC IIK * 1 2 Parameter DC supply voltage (Referenced to GND) DC input diode current DC output diode current DC output source or sink current -bus driver outputs DC VCC current for types with - bus driver outputs DC GND current for types with - bus driver outputs Power dissipation per package, plastic DIP+ SOIC package+ Storage temperature Lead temperature, 1.5 mm from Case for 10 seconds (Plastic DIP ), 0.3 mm (SOIC Package) Value -0.5 / +5.0 20 50 25 50 50 750 500 -65 / +150 260 Unit V mA mA mA mA mA mW C C IOK * IO *3 ICC IGND PD Tstg TL * Maximum Ratings are those values beyond which damage to the device may occur. Functional operation should be restricted to the Recommended Operating Conditions. +Derating - Plastic DIP: - 12 mW/C from 70 to 125C SOIC Package: : - 8 mW/C from 70 to 125C *1: VI < -0.5V or VI > VCC+0.5V *2: Vo < -0.5V or Vo > VCC+0.5V *3: -0.5V < Vo < VCC+0.5V RECOMMENDED OPERATING CONDITIONS Symbol VCC VIN, VOUT TA tr, tf Parameter DC Supply Voltage (Referenced to GND) DC Input Voltage, Output Voltage (Referenced to GND) Operating Temperature, All Package Types Input Rise and Fall Time VCC =1.2 V VCC =2.0 V VCC =3.0 V VCC =3.6 V Min 1.2 0 -40 0 0 0 0 Max 3.6 VCC +125 1000 700 500 400 Unit V V C ns This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation, VIN and VOUT should be constrained to the range GND(VIN or VOUT)VCC. Unused inputs must always be tied to an appropriate logic voltage level (e.g., either GND or VCC). Unused outputs must be left open. 2 KK74LV32 DC ELECTRICAL CHARACTERISTICS (Voltages Referenced to GND) Symbol Parameter Test Conditions VCC, V 25C min VIH High-Level Input Voltage 1.2 2.0 3.0 3.6 1.2 2.0 3.0 3.6 VI = VIL or VIH IO = -50 1.2 2.0 3.0 3.6 3.0 1.2 2.0 3.0 3.6 3.0 3.6 3.6 3.6 0.9 1.4 2.1 2.5 1.1 1.92 2.92 3.52 2.48 max 0.3 0.6 0.9 1.1 0.09 0.09 0.09 0.09 0.33 -0.1 0.1 2.0 Guaranteed Limit -40C / 85C min max 0.9 1.4 2.1 2.5 1.0 1.9 2.9 3.5 2.34 0.3 0.6 0.9 1.1 0.1 0.1 0.1 0.1 0.4 -1.0 1.0 20 -40C / 125C min max 0.9 1.4 2.1 2.5 1.0 1.9 2.9 3.5 2.20 0.3 0.6 0.9 1.1 0.1 0.1 0.1 0.1 0.5 -1.0 1.0 40 V Unit VIL Low -Level Input Voltage V VOH High-Level Output Voltage V VI = VIL or VIH IO = -6.0 m VOL Low-Level Output VI = VIL or VIH Voltage IO = 50 V V VI = VIL or VIH IO = 6.0 m IIL II I Low-Level Input VI = 0 V Leakage Current High-Level Input VI = VCC Leakage Current Quiescent Supply VI = 0 or VCC Current IO = 0 (per Package) V A A A 3 KK74LV32 AC ELECTRICAL CHARACTERISTICS (CL=50 pF, tLH = tHL = 6.0 ns, VIL = 0V, VIH=VCC, RL=1k) Symbol Parameter VCC V min tTHL, (tTLH) Output Transition Time, Any Output (Figure 1) Propagation Delay, Input A to Output Y (Figure 1) Input Capacitance 1.2 2.0 * 1.2 2.0 * 3.0 25C max 60 16 10 125 20 12 7.0 Guaranteed Limit -40C / 85C min max 75 20 13 360 25 15 -40C / 125C min max 90 24 15 360 30 18 pF ns Unit tPHL, (tPLH) CI CPD Power Dissipation Capacitance (Per Gate) =25, VI=0V/VCC pF 44 * - VCC= (3.30.3) V PD = CPDVCC2fI+ (CLVCC2fo), fI-input frequency, fo- output frequency (MHz) (CLVCC2fo) - sum of the outputs tLH Input , B 0.1 0.9 V1 0.9 V1 tHL VCC 0.1 GND tPLH tPHL 0.9 0.9 V1 0.1 VOH VOL Output Y V1 0.1 tTLH V1 = 0.5 VCC TTHL Figure 1. Switching Waveforms VCC VI PULSE GENERATOR DEVICE UNDER TEST VO RT CL RL Termination resistance RT should be equal to ZOUT pulse generators Figure 2. Test Circuit 4 KK74LV32 N SUFFIX PLASTIC DIP (MS - 001AA) A 14 8 B 1 7 Dimension, mm Symbol A B C MIN 18.67 6.1 MAX 19.69 7.11 5.33 0.36 1.14 2.54 7.62 0 2.92 7.62 0.2 0.38 10 3.81 8.26 0.36 0.56 1.78 F L D F C -T- SEATING N G D 0.25 (0.010) M T K PLANE G H H J M J K L M N NOTES: 1. Dimensions "A", "B" do not include mold flash or protrusions. Maximum mold flash or protrusions 0.25 mm (0.010) per side. D SUFFIX SOIC (MS - 012AB) Dimension, mm 8 A 14 Symbol A MIN 8.55 3.8 1.35 0.33 0.4 1.27 5.27 0 0.1 0.19 5.8 0.25 MAX 8.75 4 1.75 0.51 1.27 H B P B C 1 G 7 C R x 45 D F G -TD 0.25 (0.010) M T C M K SEATING PLANE H J F M J K M P R 8 0.25 0.25 6.2 0.5 NOTES: 1. Dimensions A and B do not include mold flash or protrusion. 2. Maximum mold flash or protrusion 0.15 mm (0.006) per side for A; for B 0.25 mm (0.010) per side. 5 |
Price & Availability of KK74LV32 |
|
|
All Rights Reserved © IC-ON-LINE 2003 - 2022 |
[Add Bookmark] [Contact Us] [Link exchange] [Privacy policy] |
Mirror Sites : [www.datasheet.hk]
[www.maxim4u.com] [www.ic-on-line.cn]
[www.ic-on-line.com] [www.ic-on-line.net]
[www.alldatasheet.com.cn]
[www.gdcy.com]
[www.gdcy.net] |